Advantest
Provisional entry — research in progress
This page was generated automatically from cited public sources and hasn't completed the full research pass yet. Every specification shown carries its source; more detail is added as research completes.
The Advantest T 5365 is an automated test equipment (ATE) system belonging to the class of test and probe machines. Such systems are designed to perform electrical validation of semiconductor devices after fabrication, ensuring that each die or package meets performance and reliability specifications. The T 5365 is part of Advantest’s lineup of precision testers, which are employed in high-volume manufacturing environments to sort good devices from defective ones.
During operation, the test system applies pre-defined stimulus signals—such as logic patterns, voltage levels, or timing edges—to the DUT’s input pins and measures the resulting output responses. The prober or handler steps a wafer or tray through the test head, contacting each die or package with a set of probe needles or socket contacts. A test program (written in a specialized language like tester-per-pin or vector-based code) sequences the tests and compares measured values against limits.
In the semiconductor manufacturing flow, test and probe machines like the T 5365 are used in two primary stages: wafer sort (or probe test) and final test. At wafer sort, each die on the wafer is electrically tested using a probe card, allowing early rejection of non-functional dies before dicing and packaging. After packaging, final test verifies the packaged device under a more comprehensive set of conditions, often at temperature extremes.
| Designation | Generation | Vintage | Changes | Source |
|---|---|---|---|---|
| T5365P | — | — | — | web.archive.org[2] |
Generated from public-source data on file. Enter your email to access — nothing is published; details are routed privately.
No research found yet — worked with this tool? Share what you know.
The T 5365 is a general-purpose test and probe system capable of testing a variety of semiconductor devices, including digital logic, memory, mixed-signal, and analog circuits, depending on the installed pin electronics and test heads.
The number of test pins and parallel test sites varies with configuration. Generally, test and probe systems in this class can support hundreds to thousands of pins and test multiple devices simultaneously to maximize throughput.
Test programs are typically written in a tester-specific language or development environment, often using pattern-based or parametric test methods. Programs define stimulus vectors, timing, and voltage levels for each DUT pin.
The following facts about the T 5365 are absent from this record as of this revision. First-hand knowledge or a citation closes a gap; every submission is reviewed before publication.
No publicly documented production dates or lifecycle milestones (introduction, end of production, EOL) for the T 5365 are on record.
Answerable by: OEM historical records or a trade-press announcement
The control-system platform and OS era of the T 5365 are not on record.
Answerable by: an engineer who operated it or OEM installation records
No publicly documented failure modes or field errata for the T 5365 are on record.
Answerable by: a field service engineer, process engineer, or maintenance technician
The process node or technology generation of the T 5365 is not on record.
Answerable by: an OEM datasheet or a fab qualification report
No publicly documented compatible parts, consumables, or accessories for the T 5365 are on record.
Answerable by: an OEM parts catalog or a service engineer
No research found yet — worked with this tool? Share what you know.
Last updated Oct 2, 2026.